SHEET INDEX

CONTENTS	SHEET NO.	SHEET ISSUE
SHEET INDEX SYMBOL RECORD OF CHANGES NOTES USED-ON TABLE SUPPORTING INFORMATION CURRENT DRAIN	1	3
CIRCUIT SCHEMATIC	2	3
COMPONENT LIST CIRCUIT DESCRIPTION	3	3

RECORD OF CHANGES

DWG ISS	PREV FURN	STD	MFR DISC	SEE NOTE
2A1	2	Y	2	

NOTES:

1. ⏚ GROUND RETURN

2. UNLESS OTHERWISE SPECIFIED:
   RESISTANCE VALUES ARE IN OHMS
   CAPACITANCE VALUES ARE IN MICROFARADS
   VALUES PRECEEDED BY THE SYMBOL +(PLUS)
   OR -(MINUS) ARE IN VOLTS

3. BATTERY AND GROUND TERMINALS FOR INTEGRATED CIRCUITS

IC CODE	BAT. TERM.	GRD TERM.
41AC	16	7,8
41BP	16	8
41CA	16	8
41CJ	16	8
41W	16	8
535K	1,2	5
② 33550C	8	4
KS-20670,L1	16	8
② 2833B	8	4

4. BATTERY AND GROUND TERMINALS FOR THIS CIRCUIT PACK ARE AS FOLLOWS:

FUNCTION	TERMINAL
+5	000,119
GRD	200,319

5. HORIZONTAL MOUNTING CENTERS AT 1.0 INCH.

6. INTEGRATED CIRCUIT AND TRANSISTOR LOCATION GUIDE:
   (COMPONENT SIDE SHOWN)

UNMARKED COMPONENTS ARE FILTER CAPACITORS

SYMBOL

BUFFER D
ELEMENT IDENT
A

TERM. MOD	FUNCT	TERM.	LOC
CLC01	I	012	2A0
CLC11	I	115	2A7
1ACT0	I	116	2A3
L0D0	I	014	2A4
0FLCLX1	I	210	2A2
0NLCLX0	I	309	2A2
SD1N0	I	015	2A3
-17.20V	I	018,117	2A6
BACR0	0	107	2H5
BA16CR0	0	006	2H2
IBCC1	0	013	2H5
I16BC1	0	016	2H3
SD1TR0	0	114	2A6
SD0T0	0	208	2H7
② -12V	0	218	2A6
+5	P	000,119	2H0
GRD	G	200,319	2H2

SYSTEM USED ON	DESIGN CONTROL
COMMON SYSTEMS	Ih

CURRENT DRAIN: +5V SUPPLY = 550mA
-17.2V SUPPLY = 50mA ②

SUPPORTING INFORMATION

CATEGORY	NO.
CIRCUIT PACK CODE	JK13
CONNECTOR ON FRAME	947C OR 947A
SERIES FOR LATEST CLASS A CHANGE. (ANY HIGHER SERIES IS ACCEPTABLE.)	
ACCEPTABLE SERIES	1,2

SHEET INDEX NOTES

1. WHEN CHANGES ARE MADE IN THIS DRAWING ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.

2. THIS SHEET INDEX WILL BE REISSUED AND BROUGHT UP TO DATE EACH TIME ANY SHEET OF THE DRAWING IS REISSUED, OR A NEW SHEET IS ADDED.

3. THE ISSUE NUMBER ASSIGNED TO A CHANGED OR NEW SHEET WILL BE THE SAME ISSUE NUMBER AS THAT OF THE FIRST SHEET.

4. SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER.

5. THE LAST ISSUE NUMBER OF THE FIRST SHEET INDEX IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DRAWING AS A WHOLE.

ISSUE 3D1

1N98

AT&CO STANDARD

JK13 CIRCUIT PACK

BUFFER D CIRCUIT

② CPS-JK13
3 SHEETS

BELL TELEPHONE LABORATORIES INCORPORATED

6S

PART OF CPS JKI3
BUFFER 0

JKI3 CIRCUIT PACK
CPS-JKI3
SHEET 2
BELL TELEPHONE LABORATORIES
INCORPORATED

COMPONENT LIST
INTEGRATED CIRCUIT

LOC	IC1		IC2		IC3		IC4		IC5		IC6		IC7		IC8		IC9	
CODE	535K ②		41BP		41CA		41CJ		3355DC (FAIRCHILD) ② 2B33B (SYNERTEK) ⑦		KS-21678,LI 5446PT.1		41CJ		41CJ		3355DC (FAIRCHILD) ② 2B33B (SYNERTEK) ⑦	
ELEM ID	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC
A	NREG	2B5	ØFLCLKD	2B2	SDØT0	2G7	CNT0B	2D1	BUFD	2D5	MTKB	2F5	CNT0A	2C1	CNT0C	2E1	BUF1	2D4
B			ØF.CLK1	2C2	SP1	2D9												
C			ØNLCLK1	2C2	BA16CRD	2E2												
D			CLC00	2B0	BACR0	2G5												
E			LDD1	2C4														
F			SDIN1	2L3														
G			1ACT1	2C3														

LOC	IC10		IC11		IC12		IC14		IC15		IC16		IC19	
CODE	41BP		41AE		41W		KS-21678,LI 5446PT.1		41CJ		41CJ		41CJ	
ELEM ID	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC
A	B1.ØUT0	2E6	SP2	2E9	CARY0U	2F1	MTKA	2D2	CNT1A	2CB	CNT1C	2EB	CNT1B	2DB
B	BD.ØUT0	2E6	SDØT1	2G5	CARY01	2G1								
C	CLC.10	2B7			CARY10	2F7								
D	CLK.11	2F1			CARY11	2G7								
E	CLK.10	2E2												
F	CLK.D1	2F2												
G	CLK.DØ	2E2												

CAPACITOR

DESIG	CODE
[2] C1,C2	② 600DA,1
	② 604A,1D
C3	KS-19774 L1,220pF
C5	② 600A,1
C6	② KS-19774 L1,0.01
[4] C7-C1D	601A,5
[16] C11-C26	KS-19774 L5,0.1

DIODE

DESIG	CODE
CR1	② 446N

RESISTOR

DESIG	CODE
R1	② KS-20616 L1A,1KΩ
R2	392
R3	432
R4	1KΩ
R5	KS-20616 L1A,1KΩ

TRANSISTOR

DESIG	CODE
Q1	② 20L

CIRCUIT DESCRIPTION:

THIS CIRCUIT PACK IS PART ØF THE BUFFER UNIT. TWØ 1024-BIT SHIFT REGISTERS, BUFO AND BUF1 PRØVIDE SERIAL DATA STØRAGE. EACH SHIFT REGISTER HAS ASSOCIATED WITH IT A 1D-BIT COUNTER. THE COUNTERS INCREMENT EACH TIME THAT THE ASSOCIATED BUFFER IS CLOCKED. THE TWØ BUFFERS CAN BE INDEPENDENTLY CLOCKED DUE TØ THE MULTIPLEXING ØF CLOCK AND DATA INPUT SIGNALS.

WHEN LEAD 1ACTO IS LØW, BUF1 IS CØNSIDERED TØ BE ØN-LINE AND BUFO IS CØNSIDERED TØ BE ØFF-LINE. ØN-LINE CLOCK PULSES ØN LEAD ØNCLKD ARE RØUTED THRØUGH MTKA AND SHIFT THE DATA ØN LEAD SDIN0 INTØ BUF1'S DATA PØRT D2. THE SELECT LEAD SEL ØN BUF1 IS HIGH AND THE DATA AT BUF1S DATA INPUT PØRT D1 IS IGNØRED. THE ØUTPUT DATA ØF BUF1 IS RØUTED THRØUGH MTKB AND F/F SØØT1 AND APPEARS ØN LEAD SDØT0.

BUF1 IS CLØCKED ØN THE TRAILING EDGE ØF THE PULSE ØN LEAD ØNLCLK0 AND F/F SØØT1 IS CLØCKED ØN THE LEADING EDGE. THE 1D24-BIT CARRY ØF CØUNTER 1 IS RØUTED THRØUGH MTKB AND APPEAR ØN LEAD B16CR0. THE 16-BIT CARRY ØF CØUNTER 1 APPEARS ØN LEAD BA16CRD. BA16CRD AND BACR0 ARE GATED WITH THE ØN-LINE CLØCK PULSE AND THEREFØRE ARE AS WIDE AS THE GRØUND LEVEL PULSE ØN LEAD ØNLCLKD.

AS LØNG AS LEAD 1ACTD IS AT GRØUND LEVEL, BUFO IS CØNSIDERED TØ BE ØFF-LINE. ØFF-LINE CLØCK PULSES ØN LEAD ØFLCLK1 ARE RØUTED THRØUGH MTXA AND SHIFT THE DATA ØN LEAD LDD0 INTØ BUFDS DATA INPUT PØRT D2. THE SELECT LEAD SEL ØN BUFO IS HIGH AND THE DATA AT BUFDS DATA INPUT PØRT D1 IS IGNØRED. THE ØUTPUT DATA ØF BUFD IS RØUTED THRØUGH MTKB AND APPEARS ØN LEAD SDIT0. THE 1D24-BIT CARRY ØF CØUNTER D IS RØUTED THRØUGH MTKB AND APPEARS ØN LEAD IBCC1. THE 16-BIT CARRY ØF CØUNTER D IS RØUTED THRØUGH MTXA AND APPEARS ØN LEAD I16BC1.

WHEN LEAD 1ACTD IS HIGH, BUFD IS ØN-LINE AND BUF1 IS ØFF-LINE. IN THIS STATE ØN-LINE CLØCK PULSES SHIFT THE DATA ØN LEAD SDIN0 INTØ BUFO AND ØFF-LINE CLØCK PULSES SHIFT THE DATA ØN LEAD LDD0 INTØ BUF1.

A HIGH LEVEL ØN LEADS CLCD1 AND CLC11 CLEARS CØUNTERS CNTD AND CNT1 RESPECTIVELY. THE CLEAR FUNCTION ØVERRIDES THE CØUNTERS CLØCK INPUTS. AS LØNG AS CLEAR IS ACTIVE, ANY CLØCK PULSES TØ THE CØUNTER ARE IGNØRED.

NREG AND TRANSISTØR D' PRØVIDE A -12V REGULATED SUPPLY VØLTAGE FØR THE MØS SHIFT REGISTERS BUFD AND BUF1 ON SERIES 1 CIRCUIT PACKS.

JKI3 CIRCUIT PACK	②	CPS-JKI3 SHEET 3
BELL TELEPHONE LABORATORIES INCORPORATED	6S	PRINTED IN U.S.A.

CPS-JKI3